An Engineering Environment for Hardwarelsoftware Co-Simulation
نویسندگان
چکیده
We describe an environment supporting concurrent hardware and software engineering for high performance systems. In place of a conventional bread-boarded prototype, we used distributed communicating processes to allow software and simulated hardware to interact. We extended the Cadence Verilog-XL simulator to enable software debugging and testing using hardware simulation. The environment was proven during a successful system design.
منابع مشابه
VHDL System-Level Specification and Partitioning in a Hardwarelsoftware Co-Synthesis Environment
This paper deals with the problems of system-level specijcation and partitioning in hardwarelsoftware co-design. Itfirst discusses the implication of using VHDL as an implementation-independent specification language. A message passing communication mechanism is proposed to relax the strict synchronization imposed by the simulation-based semantics of VHDL. A partitioning technique is then descr...
متن کاملA new stochastic 3D seismic inversion using direct sequential simulation and co-simulation in a genetic algorithm framework
Stochastic seismic inversion is a family of inversion algorithms in which the inverse solution was carried out using geostatistical simulation. In this work, a new 3D stochastic seismic inversion was developed in the MATLAB programming software. The proposed inversion algorithm is an iterative procedure that uses the principle of cross-over genetic algorithms as the global optimization techniqu...
متن کاملA new method to consider spatial risk assessment of cross-correlated heavy metals using geo-statistical simulation
The soil samples were collected from 170 sampling stations in an arid area in Shahrood and Damghan, characterized by prevalence of mining activity. The levels of Co, Pb, Ni, Cs, Cu, Mn, Sr, V, Zn, Cr, and Tl were recorded in each sampling location. A new method known as min/max autocorrelation factor (MAF) was applied for the first time in the environmental research works to de-correlate these ...
متن کاملFunctional verification of an embedded network component by co-simulation with a real network
In this paper, we propose a technique for verification of the functionality of a hardware networking component by including an existing real-world network into the simulation loop. As a consequence, there is no need for a high-level network model to create the system simulation. Instead, third party hardwarelsoftware can be used for the crosschecking of the design’s functionality. The technique...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004